View PI49FCT20802_277081.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

CLK2 VDD
7 8
10 9
CLK3 GND
...
CLK6
PS8560A
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321 21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI49FCT20802/ PI49FCT20803
1:5/1:7 2.5V Clock Buffer for Networking Applications
Features
* High Frequency >150 MHz * High-speed, low-noise, non-inverting clock buffer - PI49FCT20802 is a 1:5 buffer - PI49FCT20803 is a 1:7 buffer * Low skew < 150ps * Low duty cycle distortion < 300ps * Low propagation delay < 3.5ns * Multiple VDD, GND pins for noise reduction * 2.5V supply voltage and 3V tolerant input * Packages: - 16-pin TSSOP (L) - 16-pin QSOP (Q)
Description
The PI49FCT2080x is 2.5V, high-speed, low noise, non-inverting clock buffer. It is designed to target networking applications that require low-skew, low-jitter, and high-frequency clock distribution. It provides output-to-output skew as low as 150ps, and is an ideal clock distribution device for synchronous systems. PI49FCT2080x is a clock buffer from a single input that produces five outputs on PI49FCT20802 and seven outputs on PI49FCT20803. PI49FCT2080x is characterized for operation from -40C to 85C.
Pin Configuration (PI49FCT20802)
BUF_IN GND CLK0 VDD CLK1 GND NC VDD 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 VDD CLK4 CLK3
Block Diagram (PI49FCT20802)
CLK0
CLK1 BUF_IN
GND CLK2 VDD NC GND
CLK2
CLK3
CLK4
Pin Configuration (PI49FCT20803)
BUF_IN GND CLK0 VDD CLK1 GND 1 2 3 4 5 6 16 15 14 13 12 11 VDD CLK6
Block Diagram (PI49FCT20803)
CLK0
CLK1
CLK5 GND CLK4 VDD
BUF_IN CLK2
CLK3
1
09/27/04
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321 21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI49FCT20802/PI49FCT20803 1:5/1:7 2.5V Clock Buffer for Networking Applications
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.) Note: Storage Temperature .....................................-65C to +150C Stresses greater than those listed under MAXIMUM RATINGS Supply Voltage VDD .................................................. -0.5V to +3.6V may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other Input/Output Voltages(1) ................................ -0.5V to VDD+0.5V conditions above those indicated in the operational sections of this DC Output Current ...................................... -60mA to +60mA specification is not implied. Exposure to absolute maximum rating Power Dissipation ....................................................... 500mW conditions for extended periods may affect reliability.
Operating Range
VDD Voltage ........................................................... 2.5V 0.2V Industrial Temperature .................................... -40C to +85C Commercial Temperature ..................................... 0C to +70C Capacitive Loading ............................................. 10pF to 25pF
DC Electrical Characteristics (Over the Operating Range)
Parame te rs VIH VIL II VIK VOH VOL De s cription Input HIGH Voltage Input LOW Voltage Input Current Clamp Diode Voltage Output HIGH Voltage Output LOW Voltage VDD = 0 or VDD VDD = Min., IIN = -18mA VDD = Min. VDD = Min. IOH = -1mA IOH = -8mA IOL = 1mA IOL = 8mA 2 1.8(3) 0.4 0.6 V -0.7 Te s t Conditions (2) M in. 1. 7 0.7 1 -1 Typ.(3) M ax. Units V mA
Notes: 1. This value is limited to 3.6V maximum. 2. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type. 3. Typical values are at VDD = 2.5V, +25C ambient and maximum loading.
2
PS8560A
09/27/04
Dynamic Current - IDD [mA]
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321 21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI49FCT20802/PI49FCT20803 1:5/1:7 2.5V Clock Buffer for Networking Applications
Power Supply Characteristics
Parame te rs IDDQ IDD IDD De s cription Quiescent Power Supply Current Supply Current per Inputs Dynamic Supply Current (See Graph 1) Te s t Conditions (4) VIN = 0 or VDD VIN = VDD - 0.6V(6) VDD = 2.7V, 15pF & 33- ohm load, f = 150 MHz M in. Typ.(5) 0.1 47 136 M ax. Units 20 300 A mA
Notes: 4. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device. 5. Typical values are at VDD = 2.5V, +25C ambient and maximum loading. 6. Per TTL driven input (VIN = VDD - 0.6V); all other inputs at VDD or GND. Graph 1. Dynamic Current vs. Clock Frequency
160 140 120 100 80 60 40 20 0 0 50 100 Clock Frequency [MHz] 150 200 Load = 0 Load = 15pF & 33 ohms
Capacitance (TA = 25C, f = 1 MHz)
Parame te rs CIN COUT De s cription Input Capacitance Output Capacitance Te s t Conditions VIN = 0V VOUT = 0V Typ(7) 3 M ax. 4 6 Units pF
Note: 7. This parameter is determined by device characterization but is not production tested.
3
PS8560A
09/27/04
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321 21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI49FCT20802/PI49FCT20803 1:5/1:7 2.5V Clock Buffer for Networking Applications
Switching Characteristics (VDD = 2.5V 0.2V, TA = 85C)
Parame te rs fCLK tR/tF tPD tSK(o) tSK(p) tSK(d) Output Frequency Rise/Fall time VO = 0.7V ~ 1.7 V Propagation Delay Output Skew Pulse Skew Device- to- device skew(9) CL = 22pF, 100 MHz CL = 12pF, 150 MHz CL = 22pF, 100 MHz CL = 12pF, 150 MHz CL = 22pF, 100 MHz CL = 12pF, 150 MHz CL = 22pF, 100 MHz CL = 12pF, 150 MHz CL = 12pF, 150 MHz 1.0 1.0 3.5 2.4 100 100 250 250 400 De s cription Te s t Conditions (8) M in. Typ. M ax. 150 1. 2 5 1. 2 3.5 2.7 15 0 15 0 300 300 600 ps ns Units MHz
Notes: 8. See test circuit and waveforms. 9. Identical conditions: loading, transitions, supply voltage, temperature, package type and speed grade.
Product Pin Description
Pin Name PI49FCT20802 BUF_IN CLK [0:4] GND VDD PI49FCT20803 BUF_IN CLK [0:6] GND VDD De s cription Input Outputs GND Power
Test Circuits for All Outputs
VDD
VIN Pulse Generator D.U.T.
VOUT
CL
4
PS8560A
09/27/04
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321 21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI49FCT20802/PI49FCT20803 1:5/1:7 2.5V Clock Buffer for Networking Applications
Switching Waveforms Propagation Delay Pulse Skew - tSK(P)
3V
3V Input tPLH tPHL VOH Output 1.5V VOL tSK(p) = | tPHL - tPLH | 1.5V 0V
Input
tPLH tPHL 2.0V 0.6V
1.25V 0V VOH 1.25V VOL tR tF
Output
Output Skew - tSK(O)
3V Input tPLHx CLKx tSK(o) CLKy tPLHy tSK(o) = tPLHy - tPLHx tSK(o) VOH 1.5V VOL tPHLy or tPHLy - tPHLx tPHLx VOH 1.5V VOL 1.5V 0V
Package Skew - tSK(T)
3V Input tPLH1 Package 1 Output tSK(t) Package 2 Output tPLH2 tSK(t) tPHL1 VOH 1.5V VOL VOH 1.5V VOL tPHL2 1.5V 0V
tSK(t) = tPLH2 - tPLH1 or tPHL2 - tPHL1
5
PS8560A
09/27/04
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321 21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI49FCT20802/PI49FCT20803 1:5/1:7 2.5V Clock Buffer for Networking Applications
Packaging Mechanical: 16-Pin TSSOP (L)
16
.169 .177
4.3 4.5
1 .193 .201 4.9 5.1 .004 .008 .047 max. 1.20 SEATING PLANE 0.45 .018 0.75 .030 .252 BSC 6.4
0.09 0.20
.0256 BSC 0.65
.007 .012 0.19 0.30
.002 .006
0.05 0.15 X.XX DENOTES CONTROLLING X.XX DIMENSIONS IN MILLIMETERS
Packaging Mechanical: 16-Pin QSOP (Q)
16
.008 0.20 MIN.
.008 .013 0.20 0.33 Guage Plane
.150 .157
3.81 3.99
.010 0.254
1
.189 .197 4.80 5.00 .008 0.203 REF .053 1.35 .069 1.75
Detail A
.016 .035 0.41 0.89
.041 1.04 REF
0-6
.015 x 45 0.38
Detail A
.007 .010
0.178 0.254
SEATING PLANE .004 0.101 .010 0.254
0.41 .016 1.27 .050 .228 .244 5.79 6.19
.025 BSC 0.635
.008 .012 0.203 0.305
X.XX DENOTES DIMENSIONS IN MILLIMETERS X.XX
6
PS8560A
09/27/04
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321 21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI49FCT20802/PI49FCT20803 1:5/1:7 2.5V Clock Buffer for Networking Applications
Ordering Information
Ordering Code PI49FCT20802Q PI49FCT20802QE PI49FCT20802L PI49FCT20802LE PI49FCT20803Q PI49FCT20803QE PI49FCT20803L PI49FCT20803LE Package Code Q Q L L Q Q L L Package Description 16-pin 150-mil wide QSOP Pb-free & Green, 16-pin 150-mil wide QSOP 16-pin 173-mil wide TSSOP Pb-free & Green, 16-pin 173-mil wide TSSOP 16-pin 150-mil wide QSOP Pb-free & Green, 16-pin 150-mil wide QSOP 16-pin 173-mil wide TSSOP Pb-free & Green, 16-pin 173-mil wide TSSOP
Notes: 1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
Pericom Semiconductor Corporation * 1-800-435-2336 * http://www.pericom.com
7
PS8560A 09/27/04

▲Up To Search▲

Price & Availability of PI49FCT20802

	To Download PI49FCT20802 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .